

2004 International Conference on Computing Frontiers – CF'04
Technical Program
Wednesday, 14 April 2004

08:00AM Registration

09:00AM Opening Remarks

Chair: Stamatis Vassiliadis (Delft University of Technology, The Netherlands)

09:10AM Keynote Address

Chair: Gearold Johnson (Colorado State University, USA)

<i>Quantum Parallelism and the Exact Simulation of Physical Systems</i>	Dan C. Marinescu (University of Central Florida, USA)
-------------------------------------------------------------------------	-------------------------------------------------------

10:10AM Session 1: Software Environments

Chair: Renzo Davoli (University of Bologna, Italy)

<i>JSetL: Declarative Programming in Java with Sets</i>	G. Rossi and E. Poleo (University of Parma, Italy)
<i>Effect of Auto-tuning with User's Knowledge for Numerical Software</i>	T. Katagiri, K. Kise, H. Honda and T. Yuba (The University of Electro-Communications, Japan)

11:00AM Coffee break

11:20AM Session 2: Special Session on NOMADS (Networks of Mobile Adaptive Dependable Systems)

Organizer and Chair: Miroslaw Malek (Humboldt-University of Berlin, Germany)

<i>Introduction to NOMADS (Networks of Mobile Adaptive Dependable Systems)</i>	M. Malek (Humboldt-University of Berlin, Germany)
<i>An Architectural Framework and a Middleware for Cooperating Smart Component</i>	A. Casimiro (University of Lisbon, Portugal), J. Kaiser (University of Ulm, Germany) and P. Verissimo (University of Lisbon, Portugal)
<i>An Architecture to Support Cooperating Mobile Embedded Systems</i>	E. Nett and S. Schemmer (University of Magdeburg, Germany)
<i>Model-based Evaluation of a Radio Resource Management System for Wireless Networks</i>	S. Porcarelli, F. Di Giandomenico (CNR, Italy), A. Bondavalli (University of Florence, Italy) and P. Lollini (University of Florence, Italy)

01:00PM Lunch

02:10PM Session 3: Pervasive Computing

Chair: Manfred Glesner (Darmstadt University of Technology, Germany)

<i>Modeling Service-Based Multimedia Content Adaptation in Pervasive Computing</i>	G. Berhe, L. Brunie and J.-M. Pierson (INSA de Lyon, France)
<i>A Framework for Resource Discovery in Pervasive Computing for Mobile Aware Task Execution</i>	K.Kalapriya, S.K.Nandy, D. Srinivasan, R.U. Maheshwari and V. Satish (Indian Institute of Science, India)
<i>Application-Level Power Management in Pervasive Computing Systems: a Case Study</i>	L. Negri, D. Barretta and W. Fornaciari (Politecnico of Milan, Italy)

03:25PM Session 4: Quantum Computing

Chair: Massimo Palma (University of Milan, Italy)

<i>Quantum Designer and Network Simulator</i>	S. Imre, P. Abronits and D. Darabos (Budapest University of Technology and Economics, Hungary)
<i>Using HDLs for Describing Quantum Circuits: a Framework for Efficient Quantum Algorithm Simulation</i>	M. Udrescu, L. Prodan and M. Vlăduțiu ("Politehnica" University, Romania)
<i>Toward a Quantum Process Algebra</i>	P. Jorrand and M. Lalire (IMAG, France)

04:40PM Coffee break**05:00PM Session 5: Computational Models**

Chair: Nader Bagherzadeh (University of California at Irvine, USA)

<i>States of Matter, Information Organization and Dimensions of Expressiveness</i>	M. Ceruti (Space and Naval Warfare Systems Center, USA)
<i>BLOB Computing</i>	F. Gruau, Y. Lhuillier (Paris South University & INRIA Futurs, France), P. Reitz (Montpellier University, France) and O. Temam (Paris South University & INRIA Futurs, France)
<i>Biologically Inspired Rule-Based Multiset Programming Paradigm for Soft-Computing</i>	E.V. Krishnamurthy (Australian National University, Australia), V.K. Murthy (University of New South Wales, Australia) and V. Krishnamurthy (University of British Columbia, Canada)
<i>Watson-Crick Automata and PCFAS with Two Components - A Computational Power Analogy</i>	L. Cojocaru (Rovira i Virgili University of Tarragona, Spain)

06:40PM End of sessions**Thursday, 15 April 2004****08:00AM Registration****08:30AM Session 6: Special Session on Memory Wall**

Organizer and Chair: Mateo Valero (Technical University of Catalonia, Spain)

<i>Reflections on the Memory Wall</i>	S. A. McKee (Cornell University, USA)
<i>Fighting the Memory Wall with Assisted Execution</i>	M. Dubois (University of Southern California, USA)
<i>Self-Correcting LRU Replacement Policies</i>	M. Kampe, P. Stenstrom (Chalmers University of Technology, Sweden) and M. Dubois (University of Southern California, USA)
<i>Dynamic Techniques to Reduce Memory Traffic in Embedded Systems</i>	B. Juurlink and P.J. de Langen (Delft University of Technology, The Netherlands)
<i>Overcoming the "Memory Wall" by Improved System Design Exploration and a Link to Process Technology Options</i>	A. Papanikolaou, M. Miranda (IMEC, France) and F. Catthoor (IMEC & Catholic University at Leuven, France)
<i>A First Glance at Kilo-instruction Based Multiprocessors</i>	M. Galluzzi (Technical University of Catalonia, Spain), V. Puente (Cantabria University, Spain), A. Cristal (Technical University of Catalonia, Spain), R. Beivide, J.A. Gregorio (Cantabria University, Spain) and M. Valero (Technical University of Catalonia, Spain)

11:00AM Coffee break**11:20AM Session 7: Cache**

Chair: Michel Dubois (University of Southern California, USA)

<i>An Active Data-aware Cache Consistency Protocol for Highly-Scalable Data-Shipping DBMS Architectures</i>	K. Wu, P.-f. Chuang and D.J. Lilja (University of Minnesota, USA)
<i>Reducing Traffic Generated by Conflict Misses in Caches</i>	P.J. de Langen and B. Juurlink (Delft University of Technology, The Netherlands)

12:10PM Session 8: Power Awareness

Chair: Cecilia Metra (University of Bologna, Italy)

<i>Combining Compiler and Runtime IPC Predictions to Reduce Energy in Next Generation Architectures</i>	S. Chheda (BlueRISC Inc., USA), O. Unsal (Intel Research Center, Spain), I. Koren, C.M. Krishna and C.A. Moritz (University of Massachusetts at Amherst, USA)
<i>A Docked-Aware Storage Architecture for Mobile Computing</i>	C.R. LaRosa and M.W. Bailey (Hamilton College, USA)

01:00PM Lunch**02:10PM Session 9: Networks**

Chair: Fabrizio Lombardi (Northeastern University, USA)

<i>Knowledge-Based Generic Intelligent Network Model</i>	Gábor Németh (Technical University of Budapest, Hungary)
<i>An Information-Interconnectivity-Based Retrieval Method for Network Attached Storage</i>	Iliya Georgiev (Metro State College of Denver, USA)
<i>Improving the Execution Time of Global Communication Operations</i>	M. Kühnemann (Technical University Chemnitz, Germany), T. Rauber (University of Bayreuth, Germany) and G. Rünger (Technical University Chemnitz, Germany)
<i>Mobile Agent-Based Module Distribution in Heterogeneous Networks</i>	A. Wagner (Budapest University of Technology and Economics, Hungary)

03:50PM Session 10: Clusters

Chair: Gábor Németh (Technical University of Budapest, Hungary)

<i>Berserkr: a Virtual Beowulf Cluster for Fast Prototyping and Teaching</i>	M. Spigarolo and R. Davoli (University of Bologna, Italy)
<i>A Parallel Backtracking Framework (BkFr) for Single and Multiple Clusters</i>	M. Kouril and J.L. Paul (University of Cincinnati, USA)

04:40PM Coffee break**05:00PM Session 11: Applications**

Chair: Ingrid Verbauwhede (University of California at Los Angeles, USA)

<i>Approximating the Optimal Replacement Algorithm</i>	B. Juurlink (Delft University of Technology, The Netherlands)
<i>Parallel Simulation of Orography Influence on Large-Scale Atmosphere Motion on APEmille</i>	M. Francia (University of L'Aquila, Italy), E. Panizzi (University of Rome "La Sapienza", Italy), A. Pericola and G. Visconti, (University of L'Aquila, Italy)
<i>A New Technique to Calculate Dipolar Energy and Its Implementation onto an Application Specific Processor</i>	M. Bera, G. Danese, F. Leporati and A. Spelgatti (University of Pavia, Italy)

<i>Repairing Return Address Stack for Buffer Overflow Protection</i>	Y.-J. Park and G. Lee (University of Illinois at Chicago, USA)
----------------------------------------------------------------------	----------------------------------------------------------------

06:40PM End of sessions

08:00PM Banquet

Friday, 16 April 2004

08:00AM Registration

08:35AM Session 15 (part A): Processors

Chair: Iliya Georgiev (Metro State College of Denver, USA)

<i>Integrated Temporal and Spatial Scheduling for Extended Operand Clustered VLIW Processors</i>	R. Nagpal and Y. N. Srikant (Indian Institute of Science, India)
--------------------------------------------------------------------------------------------------	------------------------------------------------------------------

09:00AM Session 12: Pipelined Architectures

Chair: Monica Alderighi (CNR, Italy)

<i>MaRS: A Macro-pipelined Reconfigurable System</i>	N. Tabrizi, N. Bagherzadeh, A.H. Kamalizad and H. Du (University of California at Irvine, USA)
<i>Fault Tolerant Clockless Wave Pipeline Design</i>	T. Feng, B. Jin, J. Wang, N. Park (Oklahoma State University, USA), Y.B. Kim and F. Lombardi (Northeastern University, USA)

09:50AM Session 13: Special Session on Reconfigurable Computing (part A)

Organizer and Chair: Juergen Becker (University of Karlsruhe, Germany)

<i>The Digital Divide of Computing</i>	R. Hartenstein (Technical University of Kaiserslautern, Germany)
<i>The Happy Marriage of Architecture and Application in Next-Generation Reconfigurable Systems</i>	I. Verbauwhede and P. Schaumont (University of California at Los Angeles, USA)
<i>Reconfigurable Platforms for Ubiquitous Computing</i>	M. Glesner, T. Hollstein, L. Indrusiak, P. Zipf, T. Pionteck, M. Petrov, H. Zimmer and T. Murgan (Darmstadt University of Technology, Germany)

11:00AM Coffee break

11:20AM Session 14: Special Session on Reconfigurable Computing (part B)

Organizer and Chair: Juergen Becker (University of Karlsruhe, Germany)

<i>Physical Design Methodologies for Performance Predictability and Manufacturability</i>	R. Reis (Federal University of Rio Grande do Sul, Brazil), F. Lima Kastensmidt, (State University of Rio Grande do Sul, Brazil) and M. Güentzel (Federal University of Pelotas, Brazil)
<i>Platform-Independent Methodology for Partial Reconfiguration</i>	D. Koch and J. Teich (University of Erlangen-Nuremberg, Germany)
<i>Adaptive Architectures for an OTN Processor: Reducing Design Costs Through Reconfigurability and Multiprocessing</i>	T. Murgan, M. Petrov, M. Majer, P. Zipf, M. Glesner (Darmstadt University of Technology, Germany), U. Heinkel, J. Pleickhardt, B. Bleisteiner (Lucent Technologies, Germany)
<i>Designing and Testing Fault-Tolerant Techniques for SRAM-based FPGAs</i>	F. Lima Kastensmidt (State University of Rio Grande do Sul, Brazil), G. Neuberger, L. Carro and R. Reis (Federal University of Rio Grande do Sul, Brazil)

01:00PM Lunch**02:10PM Session 15 (part B): Processors**

Chair: Iliya Georgiev (Metro State College of Denver, USA)

<i>Predictable Performance in SMT Processors</i>	F.J. Cazorla (Technical University of Catalonia, Spain), P.M.W. Knijnenburg (Leiden University, The Netherlands), R. Sakellariou (University Manchester, UK), E. Fernandez (University de las Palmas de GC, Spain), A. Ramirez and M. Valero (Technical University of Catalonia, Spain)
<i>Fault Secureness Need for Next Generation High Performance Microprocessor Design for Testability Structures</i>	C. Metra (University of Bologna, Italy), T.M. Mak (Intel Corporation, USA) and M. Omana (University of Bologna, Italy)
<i>High Performance Code Compression Architecture for the Embedded ARM/THUMB Processor</i>	X.H. Xu, C.T. Clarke (University of Bath, UK) and S. Jones (MediaLab Europe, Ireland)

03:25PM Session 16: Accelerators

Chair: Sergio D'Angelo (CNR, Italy)

<i>Accelerating the Secure Remote Password Protocol Using Reconfigurable Hardware</i>	P. Groen (Delft University of Technology, The Netherlands), P. Hämäläinen (Tampere University of Technology, Finland), B. Juurlink (Delft University of Technology, The Netherlands) and T. Hämäläinen (Tampere University of Technology, Finland)
<i>SoC design of Ogg Vorbis Decoder Using Embedded Processor</i>	A. Kosaka, S. Yamaguchi (Osaka University, Japan), H. Okuhata (Synthesis Corporation, Japan), T. Onoye and I. Shirakawa (Osaka University, Japan)

04:15PM Coffee break**04:35PM Session 17: Architectures**

Chair: Kemal Ebcioglu (IBM, USA)

<i>A Perspective on the Future of Massively Parallel Computing: Fine-Grain vs. Coarse-Grain Parallel</i>	P. Tasic (University of Illinois at Urbana-Champaign, USA)
<i>Opportunities and Challenges in Application-Tuned Circuits and Architectures Based on Nanodevices</i>	T. Wang, Z. Qi and C.A. Moritz (University of Massachusetts at Amherst, USA)

05:25PM Closing Remarks

Chair: Stamatis Vassiliadis (Delft University of Technology, The Netherlands)